Abstract. In this paper, we investigate area requirements for drawing s-t hierarchically planar graphs by straight-lines. Two drawing standards will be discussed: 1) each vertex is represented by a point and 2) grid visibifity representation (that is, a line segment is allowed to represent a vertex). For the first drawing standard, we show an exponential area lower bound needed for drawing hierarchically planar graphs. The lower bound holds even for hierarchical graphs without transitive arcs, in contrast to the results for upward planar drawing. Applications of some existing algorithms from upward drawing can guarantee the quadratic drawing area for grid visibility representation but do not necessarily guarantee the minimum drawing area. Motivated by this, we will present another grid visibifity drawing algoiithm which is efficient and guarantees the minimum drawing area.
Introduction
Automatic graph drawing plays an important role in many computer-based applications such as CASE tools, software and information visualization, and VLSI design. The upward drawing convention for drawing acyclic directed graphs has received a great deal of attention since last decade. Many results [2, 4, 6, 9, 11] for drawing upward planar graphs have been published. However, acyclic directed graphs are not powerful enough to model all applications. Hierarchical graphs are then introduced, where layering information is also specified in an acyclic directed graph. Naturally, the "hierarchical" drawing convention (to be defined in Section 2) is proposed to display the specified layering information.
Due to the additional layering constraint, hierarchical drawing is different to upward drawing. Results in upward drawing and hierarchical drawing are not always the same. Issues, such as planar, straight-line, convex, and symmetric representations, have been revisited [7, 8, 10, 11] for drawing "hierarchically planar graphs" (to be defined in Section 2). In this paper, we investigate the problem of area requirements for drawing "s-t hierarchically planar graphs" (to be defined in Section 2) with respect to a given resolution requirement.
In [6] , it has shown that exponential areas are generally necessary for drawing upward planar graphs by the drawing standard of using points only" to represent vertices and straight-lines to represent arcs. However, only quadratic drawing areas are required when upward planar graphs are reduced, meaning that no "transitive" arcs exist.
In this paper, we show that the results in [6] do not hold for hierarchically planar graphs. Specifically, we show that by the same drawing standard, exponential drawing areas are necessary even for hierarchically planar graphs without transitive arcs. This is the first contribution of the paper.
Secondly, we study the drawing area problem by allowing line segments to represent vertices. Particularly, we study the drawing area problem for "grid visibility representations" (to be defined in Section 2). An application of the algorithm VISIBILITY_DRAW in [4] gives the quadratic area for the grid visibility representation of hierarchically planar graphs. However, this algorithm does not necessary guarantee the minimal drawing area -an example will be given in Section 4. Motivated by this, we present an emcient algorithm for grid visibility representations of s-t hierachically planar graphs which guarantees the minimum drawing area.
The rest of the paper is organized as follows. Section 2 gives the basic terminology and background knowledge. Section 3 shows an exponential lower bound of drawing area. In Section 4, we present a drawing algorithm for producing a grid visibility representation which minimizes the drawing area. This is followed by the conclusions and remarks.
Preliminaries
The basic graph theoretic definitions can be found in [1] .
A hierarchical graph H = (V, A, )~, k)
consists of a simple and acyclic directed graph (V, A), a positive integer k, and for each vertex u, an integer A(u) E {1, 2, ..., k} with the property that ifu --+ v E A, then A(u) > A(v). For 1 < i < k the set {u : A(u) = i} of vertices is the ith layer of H and is denoted by Li. An arc u --+ v in H = (V, A, A, k) is a transitive arc if there exists another directed path from u to v with length at least 2. An arc u -+ v is long if it spans more than two layers, that is,
A sink of a hierarchical graph H is a vertex which does not have outgoing arcs, and a source of H is a vertex which does not have incoming edges. H is s-t if it has only one sink and one source.
A hierarchical graph is proper if it has no long arcs. Clearly, adding A(u) -),(v) -1 dummy vertices to each long arc u -+ v in an unproper hierarchical graph H results in a proper hierarchical graph, denoted by H a. tip is called the proper image of H. Note that Hp = H if H is proper.
To display the specified hierarchical information in a hierarchical graph, the hierarchical drawing convention is proposed, where a vertex in each layer Li is separately allocated on the horizontal tine y = i and arcs are represented as curves monotonic in y direction; see Figures 1 (a) A linear time algorithm [10] was proposed for phase 1. In this paper, we concentrated on phase 2 and assume that a planar embedding is given. More restrictly, we study how to draw a planar embedding of an s-t hierarchically planar graph. This does not destroy the generality of the investigation of phase 2, since each planar embedding can be easily extended to a planar embedding of an s-t hierarchically planar graph [7, 8, 11] . 3 An Exponential Area Lower Bound
The drawing area of a hierarchical drawing c~ is the minimal rectangle/t which contains a and is composed of horizontal and vertical lines.
The width of a hierarchical drawing is the horizontal distance between the leftmost vertex and the rightmost vertex, while the height is the vertical distance between the top layer and the bottom layer. For a given hierarchical graph H, any hierarchical drawing of H has the fixed height. Consequently, the investigation of drawing area problem is reduced to that of drawing width problem.
In this section, we define a hierarchically planar graph H~ = (V,~, An, A~, 4n -1) with IVnl = 10n-6 for n > 1, such that 1) Hn has no transitive ares, and 2) any planar straight-line drawing of H. requires exponential drawing area with respect to a given vertex resolution requirement. More specifically, we define H~ by extending H,-1 for n > 2. The extension follows the same topology.
The graph H1 consists of 4 vertices {tl, el,l, c2,1, sl} and three layers La = {sl}, L2 = {c1,i, c2,1}, and L1 = {tl}. Four arcs connect H1 in a diamond shape (see Figure 2(a) ). To extend H1 to H2, ten vertices are added as depicted in Figure 2(b) .
Generally, we construct H~+I from Hi by adding the following ten vertices in a way depicted in Figure 2 (c):
The layering of Hn is described below: L1 = {tn}, L4n-1 = {sn}, L2n = {51,1, 52,1}; and for 1 < i < n-1, L2~+2/ = {bj,i+l : 1 < j < 2}, L~+2~-1 = {s/} U {aj,~+l : 1 < j <_ 2}, L2~+l = {t~-i} tO {cj,n-~+i : 1 < j <_ 2}, and L2i = {dj,~-i+l : 1 <_ j <_ 2}. The following two lemmas can be immediately verified [12] based on the structure of H~,. 
Lemma2. For n >_ 1, the planar embedding EH~ of Ha is unique up to a complete reversal.
Here is the main result in this section. Proof: With respect to a, suppose that for 2 < i < n, the distance between a(cu) and a(c2,i) is li. Lemma 2 tells us that the planar embedding given by Figure 2 (c) is unique to any hierarchically planar drawing of H. up to a complete reversal.
Without loss of generality, we may assume that a gives the planar embedding as depicted in Figure 2(c) .
Thus, in a, the relationship of the vertices orderings between a restricted to Hi+l and a restricted to Hi must be as the one illustrated in Figure 2(c) . Consider the two triangles in Figure 3 with respect to a. Since the drawing is a planar straight line drawing, elementary geometry implies ~ > 2i(2i -1).
li --
Hence, l~ _> (2(n-1))!. Therefore the Theorem holds.
[] Note that any hierarchical drawing of Ha has height 4n -2. Thus each hierarchically planar straight-line drawing of Ha, in which each pair of vertices in the same layer are at least distance 1 apart, has area at least 12(n(2n -2)!).
Note that H, can be drawn upward planar in quadratic area (with respect to the number of vertices in Ha) by the algorithm in [6] , but the layering of Ha is not preserved. 
Visibility Representation
The algorithm VISIBILITY_DI~AW in [4] was developed for grid visibility representations of s-t upward planar graphs by using the dual graph technique; and it can be immediately applied to s-t hierarchically planar graphs for grid visibility representations. By applying the algorithm VISIBILITY_DRAW to an s-t hierarchically planar graph H, the output visibility representation of H has the width w -1 where w is the length of the longest path from the source to the sink of the dual graph of H. However, the minimum width of a visibility representation of H may be much smaller than w -1; and this is shown by the following examples. A hierarchical graph H1 and its dual graph are illustrated in Figure 4 (b), where the dual graph is depicted by rectangles and dotted arcs. An application of the algorithm VISIBILITY_DRAW produces the grid visibility representation of Ht with width 3 as shown in Figure 4(b) . However, the minimum width of a grid visibility representation of H is 2 as shown in Figure 4(c) . Actually, the drawing in 4(e) is output by our algorithm.
We can generalize the example in Figure 4 to the graph H2 as shown in Figure  5 , where H1 in Figure 4 is duplicated n times in H~. It can be immediately verified that the length of the longest path from the source to the sink of the dual graph of H2 is 4n. Consequently, the width of the grid visibility representation of H2 produced by the algorithm VISIBILITY_DRAW is 4n -1. However, it easy to show that the minimum width of a grid visibility representation of H2 is 3n -1.
Fig. 5. Example 2
Inspired by the work in [4] , in this section we present a new drawing algorithm GVP for the grid visibility representation of an s-t hierarchically planar graph with respect to a given planar embedding. The algorithm guarantees the minimal drawing area; that is, the width is minimized.
Like the algorithm VISIBILITY_DRAW, the algorithm GVP consists of two steps: 1) label each arc a by an integer l(a) and 2) allocate an arc a on the vertical line x = i if l(a) = i. However, the labeling technique in our algorithm GVP is different than that in the algorithm VISIBILITY_DRAW and therefore can guarantee the minimum drawing area.
The basic idea of our labeling technique is to push each individual vertical line segment as left as possible. This can be done by the following procedure ARC-LABELING which labels a given arc according to the previous labeling information.
Suppose that an s-t hierarchically planar graph H and its proper image Hp are given. Recall that Hp is a proper hierarchical graph. The label of a long arc u -+ v in H is inherited by the short arcs in Hp of which u -+ v is composed. In our algorithm, the current labeling information of H is kept with respect to Hp to simplify descriptions. For each layer Li in He,
-[i denotes the maximal integer label used among labeled arcs incoming to
Li, -Oi denotes the maximal label used among labeled arcs outgoing from Li, and -IOi denotes the maximal label used among arcs incident to the vertices in Li all of whose outgoing and incoming arcs are labeled.
We also need the following notion for the description of our algorithm. Let EH be a given planar embedding of H. To preserve the given planar embedding EH in the Mgorithm GVP and then to guarantee the planarity of the drawing, we successively label each arc in H according to the trajectory of a leftmost depth-first search (LDFS) on Hp with respect to EH. LDFS is a variation of the depth-first search technique [1] . OUTPUT: a grid visibility representation of H respecting Eiv.
LDFS
Step 1: Labeling. Initially, Ii, Oi and IOi are set to zero. Label arcs successively as follows according to the ordering given by LDFS till all arcs are labeled. Note that each arc in Hp is a short arc. While an arc u --4 v in Hp is visited in LDFS, there are two cases: case1: u --+ v is an arc of H. Then call the procedure ARC-LABELING for labeling u --+ v. case2: At least one of u, v is a dummy vertex to H; that is, u -+ v is one part of a long arc x --+ y in H. In this case, we do not label u --+ v separately but give a label to the whole arc x --4 y. Thus, call the procedure ARC-LABELING for labeling x --+ y. (In LDFS, we should be able to notice this long arc b immediately after x, and be able to reach y by the LDFS path from x.)
Step It can be verified [12] that the drawing given by Step 2 respects the given planar embedding; and thus, Sketch of the proofi It can be shown in [12] , based on induction, that every arc has been allocated on the "most left-possible" vertical line. The theorem immediately follows, rn It is easy [12] to implement the algorithm GVP in time O(n + L) if the ordering of outgoing arcs from each vertex is pre-specified in a given EH, where L is the total lengths of long arcs in H. If such ordering has not been provided for each vertex, then the algorithm runs in time O(n log n + L).
5
Conclusions and Remarks
In this paper, we have shown an exponential area lower bound for planar straightline drawings of hierarchically planar graphs without transitive arcs in contrast to the result [6] for upward planar drawing. An efficient algorithm has been presented for producing a grid visibility representation with the minimal drawing area. Finally, we should note that if the algorithm GRID_DRAW is applied to the output of the algorithm GVP, then a grid polyline drawing is obtained, which guarantees the following properties: Note that our drawing algorithms do not necessarily produce a symmetric drawing when a graph is symmetric. This will be our future study.
